Part Number Hot Search : 
LR1102 72725K TQ150 FLI8548 XXXAA1 BS616 74VHCT14 67060
Product Description
Full Text Search
 

To Download HT9320 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 22-Memory Tone/Pulse Dialer
Features
* * * * * * * * * * * *
HT9320 Series
Patent Number: 64097, 86474, 113235(R.O.C.), 5424740(U.S.A.)
* * * * * *
Universal specification Operating voltag0e: 2.0V~5.5V Low standby current Lowmemoryretentioncurrent:0.1mA(typ.) Tone/pulse switchable Interface with LCD driver 32 digits for redialing 32 digits for the SA memory dialing One-key redialing Pause and P(R)T key for PBX 3.58MHz crystal or ceramic resonator Hand-free control
*
Hold-line control Pause, P(R)T can be saved for redialing On-hook store function Keytone function Lock function Resistor options - M/B ratio - Flash function and flash time - Pause and P(R)T duration - Pulse number - Inter-digit pause time for 10pps Memory number: 22 memories
General Description
The HT9320 series tone/pulse dialers are CMOS LSI for telecommunication systems. They are designed to meet various dialing specifications through resistor option matrix. The HT9320 series are offered in six different versions. The different functions of the six versions are listed in the selection table. The HT9320A, HT9320H versions provide the on-hook store function; the HT9320B version provides the LCD interface function; the HT9320K version provides the keytone function; the HT9320L version provides both the LCD interface function and IDD lock function. The six versions also supply the hold-line and hand-free functions, which are suitable for feature phone applications. HT9320 series provide SA, Redial and 20 one-touch/two-touch memory dialing. If the keyboard includes M1~M20 keys it can be used as one-touch memory dialing. Otherwise, it works as two-touch (PAGE(R)M1~M10) or three-touch(A(R)PAGE(R)0~9) memory dialing for speed dialing in either pulse or tone mode.
1
July 21, 1999
HT9320
Selection Table
Function Part No. Memory Hold- HandLCD Flash Dialing Line Free Interface Function SA, R M1~M20 SA, R M1~M20 SA, R M1~M20 SA, R M1~M20 SA, R M1~M20 SA, R M1~M20 Control Digit Control Digit Control Digit Digit Control Digit Control Digit Flash Time (ms) 600 600/300/98 600 600/300/98 600 600/300/98 600/100 600 600/300/98 600 600/300/98 Pulse No. N, N+1 10-N N, N+1 10-N N, N+1 10-N N N, N+1 10-N N, N+1 10-N Tone Duration (ms) 82.5 InterTonePause (ms) 85.5 M/B Pin IDD Lock KeyOnTone Hook Package Output Store 28 DIP
HT9320A
O
O
3/4
O
3/4
3/4
O
HT9320B
O
O
O
82.5
85.5
3/4
3/4
3/4
3/4
28 DIP
HT9320C HT9320H HT9320K
3/4 O O
3/4 O O
3/4 3/4 3/4
82.5 82.5 82.5
85.5 82.5 85.5
3/4 O 3/4
3/4 3/4 3/4
3/4 3/4 O
3/4 O 3/4
22SKDIP 28 DIP 28 DIP
HT9320L
O
O
O
82.5
85.5
3/4
O
3/4
3/4
28 DIP
HT9320L-X The same as HT9320L, but the voltage polarity of the row group and the column group are reversed.
Pin Assignment
C8 1 2 3 4 5 6 7 8 9 10 11 12 13 14 HST R1 R2 R3 R4 R5 HKS M /B HFI MODE X1 X2 VDD 28 27 26 25 24 23 22 21 20 19 18 17 16 15 C7 C6 C5 C4 C3 C2 C1 PO HFO XM UTE DTM F HDI HDO VSS C8 1 2 3 4 5 6 7 8 9 10 11 12 13 14 DOUT R1 R2 R3 R4 R5 HKS CLO CK HFI MODE X1 X2 VDD 28 27 26 25 24 23 22 21 20 19 18 17 16 15 C7 C6 C5 C4 C3 C2 C1 PO HFO XM UTE DTM F HDI HDO VSS C8 R1 R2 R3 R4 R5 HKS MODE X1 X2 VDD 9 10 11 8 7 6 5 4 3 2 1 22 21 20 19 18 17 16 15 14 13 12 C7 C6 C5 C4 C3 C2 C1 PO XM UTE DTM F VSS C8 1 2 3 4 5 6 7 8 9 10 11 12 13 14 KT R1 R2 R3 R4 R5 HKS NC HFI MODE X1 X2 VDD 28 27 26 25 24 23 22 21 20 19 18 17 16 15 C7 C6 C5 C4 C3 C2 C1 PO HFO XM UTE DTM F HDI HDO VSS
H T 9 3 2 0 A /H 2 8 D IP
H T 9 3 2 0 B /L /L -X 2 8 D IP
H T9320C 2 2 S K D IP
HT9320K 2 8 D IP
2
July 21, 1999
HT9320
Block Diagram
HST
C1 Key C o lu m n C8
FSM
C o n tro l
C heck
DOUT CLO CK Tone O ut P u ls e O ut DTM F PO XM UTE
Key F u n c tio n E ncoder
W RM C o u n te r ADDRL
SRAM
Tone E ncoder C o n v e rte r
R1 Key Row R5
E ncoder K e y to n e C ir c u it F la s h M o d e In H D /H F HKS HFI HDI HDO HFO MODE
D ebounce
X1 X2
D iv id e r
C lo c k G e n e ra to r
M /B
T im e r
M /B
KT
3
July 21, 1999
HT9320
Keyboard Information
HT9320A/B/C/K/L
* O n e -to u c h m e m o r y k e y b o a r d
C1 R1 R2 1 4 7 * /T 0 8 # 5 9 R3 R4 R5 SA
HT9320H
* O n e -to u c h m e m o r y k e y b o a r d
C5
M1
C2
P 2
C3
C4
C6
M6 M7 M8 M9 M 10
C7
M 11 M 12 M 13 M 14 M 15
C8
M 16 M 17 M 18 M 19 M 20 R1 R2 R3 R4 R5
C1 SA 1
C2
C3
C4
P(R) T
C5
M1 M2
C6
M6 M7 M8 M9 M 10
C7
M 11 M 12 M 13 M 14 M 15
C8
M 16 M 17 M 18 M 19 M 20
3 6
F
M2 M3
2 3 5 6 8 9 0 # * 7 4
F
M3 ST R /P M4 M5
ST R
M4 M5
* T w o -to u c h m e m o r y k e y b o a r d
C1 R1 R2 1 4 7 * /T 0 8 # R 5 9 R3 R4 R5 SA
* T w o -to u c h m e m o r y k e y b o a r d
C5 C6
1 2 3 4 5 M 6/ M 16 M 7/ M 17 M 8/ M 18 M 9/ M 19 M 10/ M 20 R1 R2 1 5 4 8 7 0 * # 9 6 R3 R4 R5 C1 SA 2
C2
P 2
C3
PAGE 3
C4
C2
C3
PAGE 3
C4
P(R) T F A ST R /P
C5
M 1/ M 11 M 2/ M 12 M 3/ M 13 M 4/ M 14 M 5/ M 15
C6
M 6/ M 16 M 7/ M 17 M 8/ M 18 M 9/ M 19 M 10/ M 20
F 6 ST
M 1/ M1 M 2/ M1 M 3/ M1 M 4/ M1 M 5/ M1
* T h r e e -to u c h m e m o r y k e y b o a r d
C1 R1 R2 1 4 7 * /T 0 8 # R 5 9 R3 R4 R5 SA
* T h r e e -to u c h m e m o r y k e y b o a r d
C1 R1 SA 2 5 4 8 7 0 * # 9 6 A ST R /P 1
C2
P 2
C3
PAGE 3
C4
C2
C3
PAGE 3
C4
P(R) T F
F 6 A ST
R2 R3 R4 R5
Memory dialing vs. keyboard form table Dialing Output M1~M10 M11~M20 One-Touch Memory Keyboard M1 ~ M10 M11 ~ M20 Two-Touch Memory Keyboard A a (a=1~9, 0) A PAGE a (a=1~9, 0) Three-Touch Memory Keyboard
PAGE Ma (Ma=M1~M10)
4
July 21, 1999
HT9320
Pin Description
Pin Name I/O Internal Connection Description These pins form a 58 keyboard matrix which can perform keyboard input detection and dialing specification setting functions. When on-hook (HKS=high) all the pins are set high. While off-hook the column group (C1~C8) remains low and the row group (R1~R5) is set high for key input detection. For the HT9320L-X, the column group remains high and the row group is set low for key input detection. An inexpensive single contact 58 keyboard can be used as an input device. Pressing a key connects a single column to a single row, and actuates the system oscillator that results in a dialing signal output. If more than two keys are pressed at the same time, no response occurs. The key-in debounce time is 20ms. Refer to the keyboard information for keyboard arrangement and to the functional description for dialing specification selection.
C1~C8 R1~R5
I/O
CMOS IN/OUT
X1
I
X2
O
The system oscillator consists of an inverter, a bias resistor and the necessary load capacitor on chip. Connecting a standard 3.579545MHz crystal or ceramic resonator to the X1 and OSCILLATOR X2 terminals can implement the oscillator function. The oscillator is turned off in the standby mode, and is actuated whenever a keyboard entry is detected. NMOS OUT XMUTE is an NMOS open drain structure pulled to VSS during dialing signal transmission. Otherwise, it is an open circuit. XMUTE is used to mute the speech circuit when transmitting the dial signal. This pin is used to monitor the status of the hook-switch and its combination with HFI/HDI can control the PO pin output to makeorbreaktheline. HKS=VDD:On-hookstate(PO=low).ExceptforHFI/HDI (hand-free/hold-lineco ntrolinput),other functionsarealldisabled. HKS=VSS:Off-hookstate(PO=high).The chipisinthestandbymodeandreadytoreceivethekeyinput. This pin is a CMOS output structure which by receiving the HKS and HFO/HDO signals, control the dialer to connect or disconnect the telephone line. PO outputs a low to break line when HKS is high (on-hook) and HFO/HDO is low. PO outputs a high to make line when HKS is low (off-hook) or HFO is high or HDO is high. During the off-hook state, this pin also outputs the dialing pulse train in pulse mode dialing. While in the tone mode, this pin is always high.
XMUTE
O
HKS
I
CMOS IN
PO
O
CMOS OUT
5
July 21, 1999
HT9320
Pin Name I/O Internal Connection Description This is a three-state input/output pin, used for dialing mode selection, either Tone mode or Pulse mode, 10pps/20pps MODE=VDD: Pulse mode, 10pps MODE=OPEN: Pulse mode, 20pps MODE=VSS: Tone mode During the pulse mode dialing, switching this pin to the tone mode changes the subsequent digit entry to the tone mode. When the chips are in tone mode, switching to the pulse mode will also be recognized. This pin is active only when the chip transmits tone dialing signals. Otherwise, it always outputs a low. The pin outputs tone signals to drive the external transmitter amplifier circuit. The load resistor should not be less than 5kW. This pin is a schmitt trigger input structure. Active low. Applying a negative going pulse to this pin can toggle the HDO output once. An external RC network is recommended for input debouncing. The pull-high resistance is 200kW typ. The HDO is a CMOS output structure. Its output is toggle- controlled by a negative transition on HDI. When HDO is toggled high, PO keeps high to hold the line. The hold function can be released by setting HFO high or by an on-off hook operation or by another HDI input. The HDO pin can directly drive the HT3810 series melody generator to produce a hold-line background melody. Refer to the functional description for the hold-line function. This pin is a schmitt trigger input structure. Active high. Applying a positive going pulse to HFI can toggle the HFO once and hence control the hand-free function. An external RC network is recommended for input debouncing. The pull-low resistance of HFI is 200kW typ. The HFO is a CMOS output structure. Its output is togglecontrolled by a positive transition on the HFI pin. When HFO is high, the hand-free function is enabled and PO outputs a high to connect the line. The hand-free function can be released by an on-off-hook operation or by another HFI input or by setting HDO high. Refer to the functional description for the hand-free function operation. NMOS open drain output pin. It outputs the BCD code of the dialing digits to the LCD driver chip (HT16XX series) or mC for dialing number display. Refer to the functional description for the detailed timing.
6 July 21, 1999
MODE
I/O
CMOS IN/OUT
DTMF
O
CMOS OUT
HDI
I
CMOS IN Pull-high
HDO
O
CMOS OUT
HFI
I
CMOS IN Pull-low
HFO
O
CMOS OUT
DOUT
O
NMOS OUT
HT9320
Pin Name CLOCK VDD VSS I/O O I I Internal Connection NMOS OUT 3/4 3/4 CMOS IN Pull-low (HT9320A) CMOS IN (HT9320H) CMOS IN Pull-high (HT9320A) CMOS IN (HT9320H) KT O CMOS OUT Description NMOS open drain output. When dialing, it outputs a series of pulse trains for DOUT data synchronization. DOUT data is valid at the falling edge of clock. Positive power supply, 2.0V~5.5V for normal operation Negative power supply On-hook store enable input HST=VDD: On-hook store (HT9320A/H) HST=Floating: Off-hook store (HT9320A) HST=VSS: Off-hook store (HT9320H) The Pull-low resistance is 200kW typ. Make/Break ratio selection M/B=VSS: 33.3/66.6 (HT9320A) M/B=Floating: 40/60 (HT9320A) M/B=VDD: 33.3/66.6 (HT9320H) M/B=VSS: 40/60 (HT9320H) The pull-high resistance is 200kW typ. Keytone output pin. Outputs a 1.2kHz tone carrier for 34ms each time a key is pressed in the pulse mode.
HST
I
M/B
I
Approximate internal connection circuits
C M O S IN /O U T
VDD
NMOS OUT
C M O S IN
CMOS OUT
VDD
C M O S IN P u ll- h ig h
C M O S IN P u ll- lo w
O S C IL L A T O R
X1 20pF 10M X2 10pF EN
7
July 21, 1999
HT9320
Absolute Maximum Ratings
Supply Voltage ................................-0.3V to 6V Input Voltage .................. VSS-0.3 to VDD+0.3V Storage Temperature ................-50C to 125C Operating Temperature .............-20C to 75C
Note: These are stress ratings only. Stresses exceeding the range specified under Absolute Maximum Ratings may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.
Electrical Characteristics
Symbol VDD IDD ISTB VR IR VIL VIH IXMO IOLXM IHKS RHFI RHDI RM/B RHST IOH1 IOL1 IOH2 IOL2 IOH3 IOL3 IOH4 IOL4 Parameter Operating Voltage Operating Current Standby Current Memory Retention Voltage Memory Retention Current Input Low Voltage Input High Voltage XMUTE Leakage Current XMUTE Sink Current HKS Pin Input Current HFI Pull-low Resistance HDI Pull-high Resistance M/B Pull-high Resistance HST Pull-low Resistance Keypad Pin Sink Current HFO Pin Source Current HFO Pin Sink Current HDO Pin Source Current HDO Pin Sink Current KT Pin Source Current KT Pin Sink Current Test Conditions VDD 3/4 2.5V 1V 3/4 1V 3/4 3/4 3/4 On-hook 3/4 3/4 VXMUTE=12V No entry Conditions 3/4 Pulse Off-hook Keypad entry Tone No load On-hook, no load No entry 3/4
fOSC=3.5795MHz, Ta=25C Min. 2 3/4 3/4 3/4 1 3/4 VSS 0.8VDD 3/4 1 3/4 3/4 3/4 3/4 3/4 -4 200 -1 1 -1 1 -1 1 Typ. 3/4 0.2 0.6 3/4 3/4 0.1 3/4 3/4 3/4 3/4 3/4 200 200 200 200 3/4 400 3/4 3/4 3/4 3/4 3/4 3/4 Max. Unit 5.5 1 2 1 5.5 0.2 0.2VDD VDD 1 3/4 0.1 3/4 3/4 3/4 3/4 -40 3/4 3/4 3/4 3/4 3/4 3/4 3/4 V mA mA mA V mA V V mA mA mA kW kW kW kW mA mA mA mA mA mA mA mA
2.5V VXMUTE=0.5V 2.5V VHKS=2.5V 2.5V VHFI=2.5V 2.5V VHDI=0V 2.5V VM/B=0V 2.5V VHST=2.5V 2.5V VOL=2.5V 2.5V VOH=2V 2.5V VOL=0.5V 2.5V VOH=2V 2.5V VOL=0.5V 2.5V VOH=2V 2.5V VOL=0.5V
Keypad Pin Source Current 2.5V VOH=0V
8
July 21, 1999
HT9320
Symbol TFP TRP TDB TBRK fOSC Parameter Pause Time After Flash Pause Time for One-key Redialing Key-in Debounce Time Break Time for One-key Redialing System Frequency Test Conditions VDD 3/4 3/4 3/4 3/4 3/4 Conditions Control key Digit key One-key redialing 3/4 One-key redialing Crystal=3.5795MHz Min. 3/4 3/4 3/4 3/4 3/4 Typ. 0.2 1 1 20 1.2 Max. Unit 3/4 3/4 3/4 3/4 3/4 s s s ms s
3.5759 3.5795 3.5831 MHz fOSC=3.5795MHz, Ta=25C Min. -0.2 0.2 3/4 3/4 Typ. 3/4 0.6 10 20 Max. Unit 3/4 3/4 3/4 3/4 mA mA pps
Pulse Mode Electrical Characteristics
Symbol IPOH IPOL PR Parameter Test Conditions VDD Conditions
PO Output Source 2.5V VOH=2V Current PO Output Sink Current Pulse Rate 2.5V VOL=0.5V 3/4 MODE pin is connected to VDD MODE pin is opened A resistor is linked between R2 and C1 (HT9320B/C/K/L) M/B=VSS (HT9320A) M/B=VDD (HT9320H) No resistor is linked between R2 and C1 (HT9320B/C/K/L) M/B=Floating (HT9320A) M/B=VSS (HT9320H) M/B ratio=40:60 3/4 M/B ratio=33:66
3/4
33:66
3/4 %
M/B
Make/Break Ratio
3/4
3/4
40:60 40 (10pps) 20 (20pps) 33 (10pps) 17 (20pps)
3/4
TPDP
Pre-digit-pause Time
3/4 3/4
3/4 ms 3/4
9
July 21, 1999
HT9320
Symbol Parameter Test Conditions VDD Conditions Pulse rate=10pps. No resistor is linked between R1 and C5 (HT9320A/B/C/K) TIDP Inter-digit-pause Time 3/4 Pulse rate=10pps (HT9320H/L) Pulse rate=10pps. A resistor is linked between R1 and C5 (HT9320A/B/C/K) Pulse rate=20pps A resistor is linked between R2 and C1 (HT9320B/C/K/L) M/B=VSS (HT9320A) TM Pulse Make Duration 3/4 M/B=VDD (HT9320H) No resistor is linked between R2 and C1 (HT9320B/C/K/L) M/B=Floating (HT9320A) M/B=VSS (HT9320H) A resistor is linked between R2 and C1 (HT9320B/C/K/L) M/B=VSS (HT9320A) TB pulse Break Duration 3/4 M/B=VDD (HT9320H) No resistor is linked between R2 and C1 (HT9320B/C/K/L) M/B=Floating (HT9320A) M/B=VSS (HT9320H) TKT FKTC Keytone Duration Keytone Carrier 3/4 3/4 Pulse mode (HT9320K) Pulse mode (HT9320K) 3/4 3/4 34 1.2 3/4 3/4 ms kHz 60 (10pps) 30 (20pps) 66 (10pps) 33 (20pps) 40 (10pps) 20 (20pps) 3/4 3/4 400 500 33 (10pps) 17 (20pps) 3/4 3/4 Min. Typ. Max. Unit
3/4
800
3/4 ms
3/4
3/4 ms
3/4
3/4
3/4
3/4 ms
3/4
3/4
Tone Mode Electrical Characteristics
Symbol VTDC ITOL VTAC RL ACR Parameter DTMF Output DC Level DTMF Sink Current DTMF Output AC Level DTMF Output Load Column Pre-emphasis Test Conditions VDD 3/4 3/4 Conditions 3/4 Row group, RL=5kW
fOSC=3.5795MHz, Ta=25C Min. 0.45VDD 0.1 0.12 5 1 Typ. 3/4 3/4 0.155 3/4 2 Max. 0.7VDD 3/4 0.18 3/4 3 Unit V mA Vrms kW dB
2.5V VDTMF=0.5V 2.5V THD-23dB 2.5V Row group=0dB
10
July 21, 1999
HT9320
Symbol THD TTMIN TITPM Parameter Tone Signal Distortion Minimum Tone Duration Minimum Inter-tone Pause Test Conditions VDD 3/4 3/4 Conditions Auto-redial Auto-redial 2.5V RL=5kW Min. 3/4 3/4 3/4 Typ. -30 82.5 85.5 Max. -23 3/4 3/4 Unit dB ms ms
THD (Distortion) (dB) = 20 log ( V12 + V22 + K Vn 2 / Vi2 + Vh 2 ) Vi, Vh: Row group and column group signals V1, V2, ... Vn: Harmonic signals (BW=300Hz~3500Hz)
Functional Description
Keyboard matrix C1~C8 and R1~R5 form a keyboard matrix. Together with a standard 58 keyboard, the keyboard matrix is used for dialing entries. In addition, the keyboard matrix also provides resistor options for different dialing specification selections. The keyboard arrangement for the HT9320 series are shown in the Keyboard Information. Tone frequency Tone Name R2 R3 R4 R5 C1 C2 C3 Output Frequency (Hz) Specified 697 770 852 941 1209 1336 1477 Actual 699 766 847 948 1215 1332 1472 +0.29% -0.52% -0.59% +0.74% +0.50% -0.30% -0.34% % Error
R1 R2 R3 R4 R R R
K12 K13 K14
C1
C2 R
C3 R
C4 R
C5 R
C6 R
C7 R
K21
K31
K41
K51
K61
K71
All the resistors are 330kW. The resistor option functions and the default specifications (withoutoptionresistors)arelistedbelow(HT9320A/ B/C/K/L). Option Resistor Option Function Default (No Resistor) 40:60
RK12 (HT9320B/ Ratio Selection C/K/L) RK13 RK14
Flash= control Flash Function function /Time Selection Flash time= 600ms Pause & P(R)T Duration Selection Pulse Number Selection TP= 3.6s TP(R)T= 3.6s N
Note: %Errordoesnotcontainthecrystalfrequency drift Dialing specification selection Various dialing specifications can be selected by adding resistors across keyboard matrix pins. The allowable option resistor connections are shown on the table.
11
RK21 RK31 RK41
RK51 Inter-digit(HT9320A Pause Time for /B/C/K) 10pps
800ms
July 21, 1999
HT9320
Option Resistor Option Function Default (No Resistor) Normal dialing (unlock) Pause and P(R)T duration selection table
* HT9320A/B/C/K/L
RK51 International RK61 Direct Dialing RK71 Lock Selection (HT9320L) M/B ratio selection table
* HT9320A
RK21 No Yes
* HT9320H
TP (sec) 3.6 2
TP(R)T (sec) 3.6 1
M/B Pin VSS Floating
* HT9320B/C/K/L
M/B Ratio (%) 33.3:66.6 40:60
TP (sec) 3.6
TP(R)T (sec) 3.6
Pulse number selection table
* HT9320A/B/C/K/L
RK12 No Yes
* HT9320H
M/B Ratio (%) 40:60 33.3:66.6
RK31 No No Yes Yes
* HT9320H
RK41 No Yes No Yes
Pulse Number N N+1 10-N 3/4
M/B Pin VDD VSS
M/B Ratio (%) 33.3:66.6 40:60
Pulse Number N Inter-digit-pause time for 10pps
* HT9320A/B/C/K
Flash function/time (duration) selection table
* HT9320A/B/C/K/L
RK13 No No Yes Yes
* HT9320H
RK14 No Yes No Yes
Flash Function Control Digit Digit Digit
Flash Time (TF) 600ms 600ms 98ms 300ms
RK51 No Yes
* HT9320H/L
Inter-digit pause time 800ms 400ms
Inter-digit pause time Flash Function Digit Digit Flash Time (TF) 600ms 100ms
12 July 21, 1999
M/B Pin VSS VDD
800ms
HT9320
Pulse number table Keypad Digit Key 1 2 3 4 5 6 7 8 9 0 */T # Output Pulse Number N 1 2 3 4 5 6 7 8 9 10 P(R)T Ignored 10-N 9 8 7 6 5 4 3 2 1 10 P(R)T Ignored N+1 2 3 4 5 6 7 8 9 10 1 P(R)T Ignored On/Off hook store selection table HST Pin VDD (HT9320A/H) Floating (HT9320A) VSS (HT9320H) Lock function (HT932L) This function aims to detect lock dialing numbers to prevent from an unauthorized long distance call. The dialing output of this chip is disabled if the first input key after on-off hook is the lock number when the lock function is enabled. International direct dialing lock (IDD lock) selection table RK51 RK61 RK71 No No No Yes No No Yes 3/4 No Yes 3/4 3/4 Lock Function Normal dialing without lock function To lock 0 To lock 0, 9 IDD lock operation by the telephone keyboard. (See keyboard operation) Hook Store Mode On-hook store Off-hook store Off-hook store
DOUT BCD code When dialing, the corresponding 4-bit BCD codes are serially presented on DOUT from MSB to LSB. The data of DOUT is valid at the falling edge of the CLOCK pin. The following table lists the BCD codes corresponding to the keyboard input. Key-In BCD Code Key-In BCD Code 1 2 3 4 5 6 7 0001 0010 0011 0100 0101 0110 0111 8 9 0 */T # F P 1000 1001 1010 1101 1100 1011 1110
Note: 3/4 stands for dont care Hand-free function operation
* Hand-free function execution
When HFO is low, a rising edge triggers the HFI, enabling the Hand-free function (HFO becomes high).
* Reset Hand-free function
When HFO is high, the Hand-free function is enabled and can be reset by:
Off-hook Applying a rising edge to HFI Changing the HDO pin from low to high
On hook store (HT9320A/H) When the external power supply (2V~5.5V) is used and the HST pin is connected to VDD, the user can store dialing numbers to the memories (M1~M20) during on-hook state.
13
July 21, 1999
HT9320
* Hand-free function table
C u rre n t S ta te HKS H H H H L L L L X X L H L X X H L L X : D o n 't c a r e A n : U n ch an ged L X H H X X L L X H H L H L L X H HFO L X H HDO HDI H L In p u t HFI HKS An L H L L L H L An L An An L An An An H An N e x t S ta te HFO HDO An L An L An L An An H X L X L L L H L X X L H H X : D o n 't c a r e A n : U n ch an ged H L L X L H H H L X X L X L L H L H
* Hold-line function table
C u rre n t S ta te HKS H L X L HDO L X L HFO HFI L H In p u t HDI HKS An L H L L L H L An L An An L An An An H An N e x t S ta te HDO HFO An L An L An L An An H
H : L o g ic H IG H L : L o g ic L O W
: R is in g e d g e : F a llin g e d g e
H : L o g ic H IG H L : L o g ic L O W
: R is in g e d g e : F a llin g e d g e
Hold-line function operation
* Hold-line function execution
Key definition
* 0,1,2,3,4,5,6,7,8,9 keys
When HDO is low, a falling edge triggers the HDI, enabling the Hold-line function (HDO becomes high). The XMUTE remains low when HDO is high.
* Reset Hold-line function
These are dialing number input keys for both the pulse mode and the tone mode operations.
* */T
When HDO is high, the Hold-line function is enabled and can be reset by:
Off-hook Applying a falling edge to HDI Changing the HFO pin from low to high
This key executes the P(R)T function and wait a TP(R)T duration in the pulse mode. On the other hand, the */T key executes the * function in the tone mode.
* * (HT9320H)
The * key executes the * tone output function in the tone mode. No response in the pulse mode.
* P(R)T
The key executes the P(R)T function in the pulse mode. No response in the tone mode.
*#
This is a dialing signal key for the tone mode only, no response in the pulse mode.
14
July 21, 1999
HT9320
* SA * ST
Pressing this key can save the preceding dialing telephone numbers. The saved number is redialed if it is pressed again. SA will also redial the saved number if it is the first key pressed at the off-hook state. During the dialing signal transmission, the SA key is inhibited.
*F
Store key. The execution of this key actuates the store memory function with (or without) dialing output. During the dialing signal transmission, the ST key is inhibited.
*A
The flash key can be selected as a digit or as a control key by the option resistors RK13 & RK14. Pressing the flash key will force the PO pin to be low for the TF duration and is then followed by TFP (sec). TF can also be selected by RK13, RK14.
*P
Auto key. When this key is pressed before pressing any one of the digital keys (0~9) it executes the two-touch/ three-touch memory dialing function.
* PAGE
Pause key. The execution of this key can pause the output for the TP duration. TP can be selected by RK21.
*R
M11~M20 are represented by pressing the PAGE key an.d the digital keys (0~9) or M1~M10. That is to say, A PAGE digit key (0~9) or PAGE(R)M1~M10 executes M11~M20 memorydialing.
* M1~M20
Redial key. Executes redialing as well as one-key redial function.
* R/P
One-touch memory dialing for speed-dialing in either pulse or tone mode.
Redial and pause function key. If it is pressed as the first key after off-hook, this key executes the redial function. Otherwise, it works as the pause key.
15
July 21, 1999
HT9320
Keyboard operation The following operations are described under an on-off-hook or on-hook condition with the hand-free active condition.
* N o r m a l d ia lin g P u ls e m o d e D2 ... D n ( a ) w ith o u t * /T K e y b o a r d in p u t: D 1 D ia lin g o u tp u t: D 1 RM :D1 D 2 ... D n S A M :U nchanged ( b ) w ith * /T K e y b o a r d in p u t: D ia lin g o u tp u t: D 1 R M :D 1 D 2 ... D n D1 Dm D 2 ... D n T P (R) T P u ls e * /T D n + 1 ... D m D n + 1 ... D m Tone R M :D 1 D 2 ... D n D2 ... D n * /T D n+1 ... D 2 ... D n Tone m ode ( a ) w ith o u t * /T K e y b o a r d in p u t: D 1 D ia lin g o u tp u t: D 1 RM :D1 D 2 ... D n S A M :U nchanged ( b ) w ith * /T K e y b o a r d in p u t: D ia lin g o u tp u t: D 1 S A M :U nchanged D1 Dm D 2 ... D n * D n + 1 ... D m * D n + 1 ... D m D2 ... D n * /T D n+1 ... D2 ... D n D 2 ... D n
S A M :U nchanged
N o te : T h e m a x im u m c a p a c ity o f th e R M m e m o r y is 3 2 d ig its . W h e n m o r e th a n 3 2 d ig its a r e e n te r e d , th e s ig n a l is tr a n s m itte d b u t th e r e d ia l fu n c tio n is in h ib ite d . * R e d ia l P u ls e m o d e D 2 ... D n R D 2 ... D n ( a ) w ith o u t * /T , P (R) T RM c o n te n t: D 1 K e y b o a r d in p u t: D ia lin g o u tp u t: D 1 R M :U nchanged S A M :U nchanged ( b ) w ith * /T R M c o n te n t: D 1 D 2 ... D n * /T T D n + 1 ... D m
P(R) T
Tone m ode ( a ) w ith o u t * /T , P (R) T RM c o n te n t: D 1 D 2 ... D n R D 2 ... D n K e y b o a r d in p u t: D ia lin g o u tp u t: D 1 R M :U nchanged S A M :U nchanged ( b ) w ith * /T RM c o n te n t: D 1 D 2 ... D n * /T D n + 1 ... D m * D n + 1 ... D m
K e y b o a r d in p u t: [ R
D ia lin g o u tp u t: D 1 R M :U nchanged S A M :U nchanged
o r R /P ]
D 2 ... D n P u ls e D n + 1 ... D m Tone
K e y b o a r d in p u t: [ R
D ia lin g o u tp u t: D 1 R M :U nchanged S A M :U nchanged
o r R /P ]
D 2 ... D n
N o te : If th e d ia lin g n u m b e r e x c e e d s 3 2 d ig its , r e d ia lin g is in h ib ite d a n d P O = V D D
16
July 21, 1999
HT9320
* O n e - k e y r e d ia l P u ls e m o d e D2 ... D n
BRK
Tone m ode ( a ) w ith o u t * /T K e y b o a r d in p u t: D 1 D2 ... D n T
BRK
( a ) w ith o u t * /T K e y b o a r d in p u t: D 1 D ia lin g o u tp u t: D 1 R T
RP
R T
RP
RM :D1
D 2 ... D n T P u ls e D 1 D 2 ... D n P u ls e D 2 ... D n
D ia lin g o u tp u t: D 1 D 2 ... D n ... D n R M : D 1 D 2 ... D n S A M :U nchanged ( b ) w ith * /T K e y b o a r d in p u t: D ia lin g o u tp u t: D 1 T R M :D 1 D 2 ... D n
BRK
D1
D2
S A M :U nchanged ( b ) w ith * /T K e y b o a r d in p u t: D ia lin g o u tp u t: D 1
D1 Dm
D2 R
... D n
* /T
D n + 1 ...
D1 Dm
D2 R
... D n
* /T
D n + 1 ...
R M :D 1
D 2 ... D n T P (R) T D n + 1 ... D m P u ls e Tone T B R K T R P D 1 D 2 ... D n T P T P u ls e D n + 1 ... D m Tone D 2 ... D n * /T D n + 1 ... D m
D 2 ... D n T
RP
* D n + 1 ... D m D 2 ... D n * D n+1
... D m
D1
* D n + 1 ... D m
S A M :U nchanged
S A M :U nchanged
N o te : If th e d ia lin g n u m b e r e x c e e d s 3 2 d ig its , r e d ia lin g is in h ib ite d a n d P O = V D D
* P ause
K e y b o a r d in p u t:
D ia lin g o u tp u t: D 1 RM :D1 D 2 ... D n
D1
P
D2
... D n
T
P
[P
o r R /P ]
Dn+1
... D m
D 2 ... D n
D n + 1 ... D m
D n + 1 ... D m
S A M :U nchanged * S A copy P u ls e m o d e D2 ... D n SA ( a ) w ith o u t * /T K e y b o a r d in p u t: D 1 D ia lin g o u tp u t: D 1 RM:D1 SAM:D1 D 2 ... D n D 2 ... D n D 2 ... D n Tone m ode ( a ) w ith o u t * /T K e y b o a r d in p u t: D 1 D ia lin g o u tp u t: D 1 RM:D1 SAM:D1 D 2 ... D n D 2 ... D n D2 ... D n SA D 2 ... D n
( b ) w ith * /T K e y b o a r d in p u t: D ia lin g o u tp u t: D 1 RM:D1 SAM:D1 D 2 ... D n
D1 Dm
D2 SA
... D n
* /T
D n + 1 ...
D n + 1 ... D m Tone
( b ) w ith * /T K e y b o a r d in p u t:
D1
D2
... D n
*
* /T
D n + 1 ...
D 2 ... D n T P (R) T P u ls e * /T D n + 1 ... D m * /T D n + 1 ... D m
Dm SA D ia lin g o u tp u t: D 1 D 2 ... D n
R M :D 1 SAM :D 1 D 2 ... D n D 2 ... D n
D n + 1 ... D m
* D n + 1 ... D m * D n + 1 ... D m
D 2 ... D n
N o te : T h e m a x im u m c a p a c ity o f th e R M m e m o r y is 3 2 d ig its . W h e n m o r e th a n 3 2 d ig its p lu s th e " S A " k e y a r e e n te r e d , th e S A V E fu n c tio n w ill n o t b e e x e c u te d , a n d a ll th e e x is tin g d a ta in th e s a v e m e m o r y w ill n o t b e c h a n g e d .
17
July 21, 1999
HT9320
* S A d ia lin g P u ls e m o d e D2 ... D n ( a ) w ith o u t * /T SAM c o n te n t: D 1 K e y b o a r d in p u t: S A D ia lin g o u tp u t: D 1 R M : U nchanged S A M : U nchanged ( b ) w ith * /T S A M c o n te n t: D 1 K e y b o a r d in p u t: S A D ia lin g o u tp u t: D 1 R M : U nchanged S A M : U nchanged * M e m o ry s to re O n e - to u c h m e m o r y s to r e w ith o u t d ia lin g o u tp u t Ma K e y b o a r d in p u t: S T D ia lin g o u tp u t: M a:D1 RM :D1 D 2 ... D n D 2 ... D n D1 D2 ... D n ST O n e - to u c h m e m o r y s to r e w ith d ia lin g o u tp u t K e y b o a r d in p u t: D 1 D ia lin g o u tp u t: D 1 M a:D1 RM :D1 D 2 ... D n D 2 ... D n D2 ... D n ST ST Ma D 2 ... D n D 2 ... D n P u ls e T
P(R) T
Tone m ode ( a ) w ith o u t * /T SAM c o n te n t: D 1 D 2 ... D n D 2 ... D n K e y b o a r d in p u t: S A
D 2 ... D n
D ia lin g o u tp u t: D 1 R M : U nchanged S A M : U nchanged ( b ) w ith * /T S A M c o n te n t: D 1
D 2 ... D n
* /T
D n + 1 ... D m D n + 1 ... D m Tone
D 2 ... D n
* D n + 1 ... D m * D n + 1 ... D m
K e y b o a r d in p u t: S A D ia lin g o u tp u t: D 1 D 2 ... D n R M :U nchanged S A M :U nchanged
S A M : U nchanged T w o - to u c h m e m o r y s to r e w ith o u t d ia lin g o u tp u t (M 1 ~ M 1 0 ) K e y b o a r d in p u t: S T D 1 D 2 ... D n S T [ b or M b ] (M 1 1 ~ M 2 0 ) K e y b o a r d in p u t: S T D 1 D 2 PAGE [ b D ia lin g o u tp u t: M b:D1 M a:D1 RM :D1 D 2 ... D n D 2 ... D n (a = b + 1 0 , M 1 0 = M 0 ) D 2 ... D n ... D n S T or M b ]
S A M : U nchanged T w o - to u c h m e m o r y s to r e w ith d ia lin g o u tp u t (M 1 ~ M 1 0 ) K e y b o a r d in p u t: D 1 (M 1 1 ~ M 2 0 ) [ b D2 or ... D n Mb ] ST ST
K e y b o a r d in p u t: D 1 D 2 ... D n S T S T PAG E [ b or M b ] D ia lin g o u tp u t: D 1 M b:D1 M a:D1 RM :D1 D 2 ... D n D 2 ... D n (a = b + 1 0 , M 1 0 = M 0 ) D 2 ... D n D 2 ... D n
S A M : U nchanged T h r e e - to u c h m e m o r y s to r e w ith o u t d ia lin g o u tp u t (M 1 1 ~ M 2 0 ) K e y b o a r d in p u t: S T D 1 D 2 ... D n S T PAG E [ b or M b ] D ia lin g o u tp u t: M a:D1 RM :D1 D 2 ... D n (a = b + 1 0 , M 1 0 = M 0 ) D 2 ... D n
S A M : U nchanged T h r e e - to u c h m e m o r y s to r e w ith d ia lin g o u tp u t (M 1 1 ~ M 2 0 ) K e y b o a r d in p u t: D 1 D 2 ... D n S T S T PAGE D ia lin g o u tp u t: D 1 M a:D1 RM :D1 D 2 ... D n [ b or Mb ] D 2 ... D n
D 2 ... D n (a = b + 1 0 , M 1 0 = M 0 )
S A M : U nchanged
S A M : U nchanged
N o te : If th e d ia lin g n u m b e r e x c e e d s 3 2 d ig its , th e m e m o r y s to r e is in h ib ite d . H o w e v e r , if th e d ia lin g n u m b e r is n o t m o r e th a n 3 2 d ig its th e m e m o r y w ill s to r e a m a x . o f 1 6 d ig its . M a=M 1~M 20,M b=M 1~M 10,a=1~20,b=1~9,0
18
July 21, 1999
HT9320
* M e m o r y d ia lin g O n e - to u c h m e m o r y d ia lin g ( M 1 ~ M 2 0 ) M a c o n te n t: D 1 K e y b o a r d in p u t: D ia lin g o u tp u t: D 1 M a:U nchanged RM :D1 D 2 ... D n S A M : U nchanged T w o - to u c h m e m o r y d ia lin g ( M 1 ~ M 1 0 ) M b c o n te n t: D 1 K e y b o a r d in p u t: D ia lin g o u tp u t: D 1 M b:U nchanged RM :D1 D 2 ... D n S A M : U nchanged D 2 ... D n A [b D 2 ... D n or M b ] D 2 ... D n Ma D 2 ... D n T h r e e - to u c h m e m o r y d ia lin g ( M 1 1 ~ M 2 0 ) M 1 1 c o n te n t: D 1 K e y b o a r d in p u t: D ia lin g o u tp u t: D 1 RM :D1 D 2 ... D n A D 2 ... D n PAGE D 2 ... D n [Mb or b ]
M a : U n c h a n g e d (a = b + 1 0 , M 1 0 = M 0 ) S A M : U nchanged
N o te : a = 1 ~ 2 0 , M a = M 1 ~ M 2 0 M b=M 1~M 10,b=1~9,0
* C h a in d ia lin g M 1 c o n te n t: D 1 K e y b o a r d in p u t: D ia lin g o u tp u t: D 1 M 1 /M 2 : U n c h a n g e d RM :D1 D2 D3 D1 D 2 ... D n D n + 1 ... D m S A M :U nchanged D 2 ... D n D1 D2 D2 D3 D3 D1 [M 1 or A 1 ] [M 2 or A 2 ] M 2 c o n te n t: D n + 1 ... D m D 2 ... D n D n + 1 ... D m
N o te : If th e d ia lin g n u m b e r e x c e e d s 3 2 d ig its , r e d ia lin g is in h ib ite d a n d P O = V D D
* F la s h F la s h a s a d ig ita l k e y D1 Dm D2 ... D n T
F
F la s h a s a c o n tr o l k e y K e y b o a r d in p u t: D1 Dm D2 ... D n T
F
( a ) T h e in te r v e n ie n t k e y K e y b o a r d in p u t: F T
FP
F T
FP
Dn+1
...
Dn+1
...
D ia lin g o u tp u t: D 1 D 2 ... D n Dm R M : D 1 D 2 ... D n S A M :U nchanged ( b ) T h e fir s t k e y K e y b o a r d in p u t: D ia lin g o u tp u t: T
F
D n + 1 ...
D ia lin g o u tp u t: D 1 D 2 ... D n Dm R M : D n + 1 ... D m S A M :U nchanged
D n + 1 ...
F T
D1
FP
D2 D1
... D n D2 Dn
N o te : T
F
: b r e a k a fla s h tim e
R M :U nchanged S A M :U nchanged
19
July 21, 1999
HT9320
* ID D lo c k o p e r a tio n b y th e k e y b o a r d ( 2 lo c k n u m b e r s , 3 d ig its /n u m b e r a t m a x im u m ) ( A 3 3 0 k W r e s is to r is c o n n e c te d b e tw e e n C 5 a n d R 1 )
P e r s o n a l/L o c k N o .1 /L o c k N o .2 in p u t o p e r a tio n ( a ) P e r s o n a l c o d e d o e s n 't e x is t S to re s P e rs o n a l C o d e : S T S to re s L o c k N o .1 : S T S to re s L o c k N o .2 : S T ( b ) P e r s o n a l c o d e e x is t C h a n g e s P e rs o n a l C o d e : S T C h a n g e s L o c k N o .1 : S T D1 D2 D3 ST # ST D4 D5 D6 ST *0 ( O ld p e r s o n a l c o d e ) D1 D2 D3 ST # ST # ST (N e w p e rs o n a l c o d e ) D4 D5 D6 ST * 1 (L o c k N o .1 ) D7 D8 D9 ST *2 D4 D7 D1 D5 D8 D2 D6 D9 D3 ST ST ST *1 *2 *0
(P e rs o n a l c o d e ) C h a n g e s L o c k N o .2 : S T D 1 D 2 D 3 S T
(P e rs o n a l c o d e ) (L o c k N o .2 ) C h a n g e s P e r s o n a l C o d e , L o c k N o .1 a n d L o c k N o .2 a t o n e tim e ST D1 D2 D3 ST # ST D4 D5 D6 ST * 0 ( c o n tin u e d ) ST *2 ( O ld p e r s o n a l c o d e ) (N e w p e rs o n a l c o d e ) ST D7 D8 D9 ST * 1 ST D10 D11 D12 (L o c k N o .1 ) P e r s o n a l/L o c k N o .1 /L o c k N o .2 c a n c e l o p e r a tio n C a n c e ls P e r s o n a l c o d e : S T C a n c e ls L o c k N o .1 : S T C a n c e ls L o c k N o .2 : S T D1 D1 D1 D2 D2 D2 D3 D3 D3 ST ST # # ST ST ST # # # 2 ST 1 # 0 (L o c k N o .2 )
T e m p o r a r y r e le a s e b o th o f th e lo c k n u m b e r s ( L o c k N o .1 , L o c k N o .2 ) : S T D 1 D 2 D 3 S T # D m D m + 1 D m + 2 D l ... D n (P e rs o n a l c o d e )
N o te : D 1 ~ D 1 2 = 0 ~ 9 Dm Dm +1 Dm +2 = 0~9 D l ... D n = 0 ~ 9 , * , #
*
N o te : R M : R e d ia l m e m o r y S A M : S a v e d ia lin g m e m o r y D 1 D 2 ... D n : 0 ~ 9 D n + 1 ... D m : 0 ~ 9 , * , # D m + 1 ... D I: 0 ~ 9 , * , # D I+ 1 ... D K : 0 ~ 9 , * , #
20
July 21, 1999
HT9320
Timing Diagrams
Normal dialing
* Pulse mode
H ig h Im p e d a n c e HKS
K E Y IN
D1 T
DB
D2 R T
DB
T
DB
XM UTE T PO T
B
PDP
T
ID P
-T
M
T
ID P
-T
M
T
PDP
T
ID P
T
M
T
M
T
M
DTM F 1 .2 k H z c a r r ie r T X2 20m s 20m s
KT
KT T
KT
T
KT
T
ID P
-T
M
* Tone mode
H ig h Im p e d a n c e HKS
K E Y IN
D1 T
DB
D2 T
DB
R T
DB
XM UTE
PO T DTM F T KT X2 20m s 20m s
T M IN IT P M
T
IT P M
T
IT P M
T
IT P M
21
July 21, 1999
HT9320
Dialing with Pause key
* Pulse mode
H ig h Im p e d a n c e HKS
K E Y IN T XM UTE
DB
D1
D2 P T
DB
D3 T
DB
T
P
+T
T
PDP
DB
T PO DTM F
PDP
T
ID P
T
ID P
T
M
T KT T X2 20m s
KT
ID P
-T
M
1 .2 k H z c a r r ie r T
KT
* Tone mode
H ig h Im p e d a n c e HKS
K E Y IN
D1 T
DB
D2
P
D3 T
P
XM UTE
PO T DTM F T
IT P M T M IN
T
IT P M
T
IT P M
KT X2 20m s
22
July 21, 1999
HT9320
Flash key operation
H ig h Im p e d a n c e HKS
K E Y IN F
T XM UTE
DB
PO T
F
T
FP
DTM F
KT T X2 20m s
1 .2 k H z c a r r ie r
KT
Pulse (R) Tone operation
H ig h Im p e d a n c e HKS
K E Y IN T XM UTE
DB
D1
D2 T
DB
* /T T
DB
D3 T
ID P
T
P
(R)
T
T PO
PDP
T
ID P
+T
PDP
T
T M IN
T
IT P M
DTM F KT T X2 20m s
KT
1 .2 k H z c a r r ie r
23
July 21, 1999
HT9320
One key redial operation
H ig h Im p e d a n c e HKS
K E Y IN
D1 T
DB
D2 T T
IT P M DB
R T T
IT P M DB
T
IT P M
XM UTE
PO T DTM F
BRK
(1 .2 s e c s )
TRP (1 s e c ) T
IT P M
KT X2 20m s
CLOCK & DOUT operating
H ig h Im p e d a n c e HKS
K E Y IN
D1
XM UTE T PO T KT
KT DB
T
PDP
T
B
T
M
(3 4 m s ) 1 .2 k H z C a r r ie r
CLO CK F
CLO CK
= 2 .4 k H z
DOUT X2 20m s
D a ta
N o te : D 1 = D 3 = 3 D2=2
24
July 21, 1999
T ip A92 100kW 330kW 4 .7 k W 0 .1 m F H T381XX 47kW H o ld 10kW 1mF VDD 5 .1 V 0 .1 m F M 1/ M 11 M 6/ M 16 3 10 21 HFI
PO
O ff-h o o k 22M W 100kW 220kW 33kW 1mF 16V 220kW 1N4148 O n -h o o k 10mF 50V 100kW 3 .3 k W A42 H a n d fre e 0 .0 2 m F
R in g 1 A b r id g e
2 .2 k W 1N4148 1N4148
1N4148 1mF 220kW
1N4148 x 4 22kW 22kW 0 .1 m F 100mF 16 HDO 17 14 8
270kW 1 .5 k W 100kW 47kW 150W
SA P 2 F 6 5 A 9 8 ST # 0 R Rk M 5/ M 15 M 10/ M 20 Rk 7 M 4/ M 14 M 9/ M 19 6 7 * /T M 3/ M 13 M 8/ M 18 5 4 3 M 2/ M 12 M 7/ M 17 4 1
PAGE
R1 R2 R3 R4 R5 C6
27
HDI
VDD
HKS
DTM F
18 HFO 20 SPEECH NETW ORK
HT9320A 2 8 D IP
C5 C4 C3 C2 C1 VSS 26 25 24 23 22 15
MODE 11 VDD 10pps 20pps Tone 10pF 39pF 39pF X1 12 X2 13 3 .5 8 M H z re s o n a to r
XM UTE
HST
19 2 1mF
M /B 9
O n -h o o k s to re 4 0 /6 0 3 3 /6 6 O ff-h o o k s to re
1N4148 3~5V
Application Circuits
Application circuit 1
*Rk (R *Un *A *Th
is fo e fe r spec 1mF eHT
r th e d ia lin g s to th e fu n c tio n ifie d tr a n s is to c a p a c ito r b e tw 3 8 1 X X (H T 3 8
ig n a l alde rs a re een 10 se
o p tio s c r ip of8 XMU r ie s )
n tio n 050 TE p ro )
ty p e a n d V S S ( G N D ) is r e c o m m e n d e d v id e s a m e lo d y d u r in g th e h o ld p e r io d
25
July 21, 1999
HT9320
T ip A92 100kW 1 A b r id g e 100kW 0 .1 m F H T381XX 47kW 1N4148 x 4 H o ld 10kW 0 .0 2 m F 1mF VDD 5 .1 V 0 .1 m F M 1/ M 11 M 6/ M 16 3 10 21 HFI 16 17 22kW 22kW 3 .3 k W A42 H a n d fre e 33kW 1mF 16V 4 .7 k W 330kW 2 .2 k W 1N4148 1N4148 220kW 270kW 0 .1 m F 100kW 100mF 14 8 10mF 50V 220kW 220kW 1N4148 O n -h o o k 100kW
O ff-h o o k 22M W
R in g
1N4148 1mF
1 .5 k W 47kW 1N4148
150W
SA P 2 4 5 7 8 0 Rk Rk # R M 5/ M 15 M 10/ M 20 7 * /T 9 ST M 4/ M 14 M 9/ M 19 6 6 A M 3/ M 13 M 8/ M 18 5 3 F M 2/ M 12 M 7/ M 17 4 1
PAGE
R1 R2 R3 R4 R5 C6
27
PO
HDO
HDI
VDD
HKS
47kW DTM F 18
H T 9 3 2 0 B /L 2 8 D IP
C5 C4 C3 C2 C1 VSS 26 25 24 23 22 15
HFO
20
XM UTE
DOUT MODE 11 VDD 10pps 20pps Tone 10pF 39pF X1 12 X2 13 9 3 .5 8 M H z re s o n a to r CLO CK
19 2 1mF
SPEECH NETW ORK
Application circuit 2
39pF
H T16XX L C D D R IV E R (s e e H T 1 6 X X d a ta )
*Rk (R *Un *A *Th
is fo e fe r spec 1mF eHT
r th e d ia lin g s to th e fu n c tio n ifie d tr a n s is to c a p a c ito r b e tw 3 8 1 X X (H T 3 8
ig n a l alde rs a re een 10 se
o p tio s c r ip of8 XMU r ie s )
n tio n 050 TE p ro )
ty p e a n d V S S ( G N D ) is r e c o m m e n d e d v id e s a m e lo d y d u r in g th e h o ld p e r io d
26
July 21, 1999
HT9320
T ip A92 100kW R in g 1 A b r id g e 2 .2 k W 3 .3 k W 1N4148 1N4148 220kW 270kW VDD 5 .1 V 0 .1 m F 100mF 11 7 VDD 13 100kW 0 .1 m F 15 2 47kW A42 1N4148 O n -h o o k 100kW
O ff-h o o k
22M W
1mF
1 .5 k W
150W
SA P 2 4 5 7 8 0 Rk # R M 5/ M 15 M 10/ M 20 Rk 6 * /T 9 ST M 4/ M 14 M 9/ M 19 5 6 A M 3/ M 13 M 8/ M 18 4 3 F M 2/ M 12 M 7/ M 17 3 1
PAGE
M 1/ M 11 M 6/ M 16
R1 R2 R3 R4 R5 C6
21
PO
HKS
DTM F
H T9320C 2 2 S K D IP
C5 C4 C3 C2 C1 VSS 20 19 18 17 16 12
XM UTE
14 1mF MODE 8 VDD 10pps 20pps Tone 10pF 39pF X1 9 X2 10 3 .5 8 M H z re s o n a to r 39pF
SPEECH NETW ORK
Application circuit 3
*Rk (R *Un *A
is fo e fe r spec 1mF
r th e to th ifie d capa
d ia lin g s e fu n c tio n tr a n s is to c ito r b e tw
ig n a l alde rs a re een
op sc o XM
tio r ip f8 U
n tio n ) 0 5 0 ty p e T E a n d V S S ( G N D ) is r e c o m m e n d e d
27
July 21, 1999
HT9320
T ip A92 100kW R in g 1 A b r id g e 100kW 0 .1 m F H T381XX 47kW 1N4148 x 4 H o ld 10kW 0 .0 2 m F 1mF 0 .1 m F M 1/ M 11 M 6/ M 16 3 10 21 HFI
PO
H o o k o ff H ook on 10mF 50V 33kW 4 .7 k W 1mF 16V 330kW 2 .2 k W 1N4148 1N4148 220kW 22kW 22kW VDD 5 .1 V 0 .1 m F 100mF 17 HDO 14 8 100kW 270kW 220kW 220kW 1N4148 100kW
22M W
1N4148 1mF
3 .3 k W A42 H a n d fre e
1 .5 k W 47kW
150W
SA P(R) T F 3 5 4 6 8 7 9 0 * # Rk Rk R /P M 5/ M 15 M 10/ M 20 7 ST M 4/ M 14 M 9/ M 19 6 A M 3/ M 13 M 8/ M 18 5 M 2/ M 12 M 7/ M 17 4 1 2
PAGE
R1 R2 R3 R4 R5 C6
27
HDI
VDD
HKS
DTM F
18
HT9320H 2 8 D IP
HFO
20
XM UTE
HST 2
19 1mF
SPEECH NETW ORK
C5 C4 C3 C2 C1 VSS 26 25 24 23 22 15
MODE 11 VDD 10pps 20pps Tone 10pF 39pF
X1 12
X2 13
M /B 9
3 .5 8 M H z re s o n a to r 39pF O n -h o o k s to re 3 3 /6 6 4 0 /6 0 O ff-h o o k s to re
1N4148 3~5V
Application circuit 4
*Rk (R *Un *A *Th
is fo e fe r spec 1mF eHT
r th e d ia lin g s to th e fu n c tio n ifie d tr a n s is to c a p a c ito r b e tw 3 8 1 X X (H T 3 8
ig n a l alde rs a re een 10 se
o p tio s c r ip of8 XMU r ie s )
n tio n 050 TE p ro )
ty p e a n d V S S ( G N D ) is r e c o m m e n d e d v id e s a m e lo d y d u r in g th e h o ld p e r io d
28
16
July 21, 1999
HT9320
T ip A92 100kW 100kW 0 .1 m F H T381XX 47kW H o ld 10kW 0 .0 2 m F 1m F VDD 0 .1 m F 100mF M 1/ M 11 M 6/ M 16 3 10 21 HFI
PO
O ff-h o o k O n -h o o k 10mF 50V 33kW 4 .7 k W 1mF 16V 330kW 2 .2 k W 1N4148 1N4148 1N4148 x 4 22kW 22kW 5 .1 V 220kW 270kW 0 .1 m F 100kW 220kW 220kW 1N4148 100kW
22M W
R in g 1 A b r id g e
1N4148 1mF
3 .3 k W A42 H a n d fre e
1 .5 k W 47kW
150W
SA P 2 F 6 5 A 9 8 ST # 0 R Rk M 5/ M 15 M 10/ M 20 Rk 7 M 4/ M 14 M 9/ M 19 6 7 * /T M 3/ M 13 M 8/ M 18 5 4 3 M 2/ M 12 M 7/ M 17 4 1
PAGE
R1 R2 R3 R4 R5 C6
27
HDO
HDI
VDD
HKS
DTM F
18 HFO 20 SPEECH NETW ORK
HT9320K 2 8 D IP
C5 C4 C3 C2 C1 VSS 26 25 24 23 22 15
MODE 11 VDD 10pps 20pps Tone 10pF 39pF X1 12 X2 13
XM UTE
KT
19 2 1mF
B uzzer 3 .5 8 M H z re s o n a to r
Application circuit 5
39pF
*Rk (R *Un *A *Th
is fo e fe r spec 1mF eHT
r th e d ia lin g s to th e fu n c tio n ifie d tr a n s is to c a p a c ito r b e tw 3 8 1 X X (H T 3 8
ig n a l alde rs a re een 10 se
o p tio s c r ip of8 XMU r ie s )
n tio n 050 TE p ro )
ty p e a n d V S S ( G N D ) is r e c o m m e n d e d v id e s a m e lo d y d u r in g th e h o ld p e r io d
29
16
17
14
8
July 21, 1999
HT9320
HT9320
Holtek Semiconductor Inc. (Headquarters) No.3 Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan, R.O.C. Tel: 886-3-563-1999 Fax: 886-3-563-1189 Holtek Semiconductor Inc. (Taipei Office) 5F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan, R.O.C. Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline) Holtek Microelectronics Enterprises Ltd. RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657 Copyright a 1999 by HOLTEK SEMICONDUCTOR INC. The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.
30
July 21, 1999


▲Up To Search▲   

 
Price & Availability of HT9320

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X